Renesas Electronics /R7FA6M3AH /EPTPC0 /FMAC0RU

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FMAC0RU

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FMACRU

Description

Frame Reception Filter MAC Address 0 Setting Registers

Fields

FMACRU

These bits hold the setting for the higher-order 24 bits of the destination MAC address for received multicast frames.

Links

()